

Data Sheet March 26, 2007 FN7039.2


# High Power Differential Line Driver

The EL1503A ADSL Line Driver contains two wideband high-voltage drivers which are ideally suited for both ADSL and HDSL2 applications. They can supply a  $39.2V_{P-P}$  signal into a  $22\Omega$  load while exhibiting very low distortion. The EL1503A also has a number of power saving features. The  $I_{ADJ}$  pin can be used to set the maximum supply current and the  $C_0$  and  $C_1$  pins can be used to digitally vary the supply current to one of four modes. These modes include full power, low power, terminate only and power down.

The EL1503A uses current-feedback type amplifiers, which achieve a high slew rate while consuming moderate power. They retain their frequency response over a wide range of externally set gains. The EL1503A operates on ±5V to ±12V supplies and consumes only 12.5mA per amplifier.

The device is supplied in a thermally-enhanced 20 Ld SOIC (0.300") and the small footprint (4x5mm) 24 Ld QFN packages. Center pins on each side of the 20 Ld and 16 Ld packages are used as ground connections and heat spreaders. The QFN package has the potential for a low  $\theta_{JA}$  (<40°C/W) and dissipates heat by means of a thermal pad that is soldered onto the PCB. All package options are specified for operation over the full -40°C to +85°C temperature range.

#### **Pinouts**




#### **Features**

- · High power ADSL driver
- 39.2V<sub>P-P</sub> differential output drive into 22Ω
- 42.4V<sub>P-P</sub> differential output drive into 65Ω
- Driver 2<sup>nd</sup>/3<sup>rd</sup> harmonics of -66dBc/-72dBc at 2V<sub>P-P</sub> into 100Ω differential
- Supply current of 12.5mA per amplifier
- Supply current control
- · Power saving modes
- · Standard surface-mount packages
- Ultra-small QFN package
- Pb-free plus anneal available (RoHS compliant)

# **Applications**

- · ADSL line drivers
- · HDSL2 line drivers
- · Video distribution amplifiers



\*GND pins are heat spreaders

# **Ordering Information**

PART NUMBER	PART MARKING	TAPE & REEL	PACKAGE	PKG. DWG. #
EL1503ACM	EL1503ACM	-	20 Ld SOIC (0.300")	MDP0027
EL1503ACM-T13	EL1503ACM	13"	20 Ld SOIC (0.300")	MDP0027
EL1503ACMZ (See Note)	3ACMZ (See Note) EL1503ACMZ		20 Ld SOIC (0.300") (Pb-Free)	MDP0027
EL1503ACMZ-T13 (See Note)	1503ACMZ-T13 (See Note) EL1503ACMZ		20 Ld SOIC (0.300") (Pb-Free)	MDP0027
EL1503ACL	1503ACL	-	24 Ld QFN	MDP0046
EL1503ACL-T7	1503ACL	7"	24 Ld QFN	MDP0046
EL1503ACL-T13	1503ACL	13"	24 Ld QFN	MDP0046
EL1503ACLZ (See Note)	1503ACLZ	-	24 Ld QFN (Pb-Free)	MDP0046
EL1503ACLZ-T7 (See Note)	1503ACLZ	7"	24 Ld QFN (Pb-Free)	MDP0046
EL1503ACLZ-T13 (See Note)	1503ACLZ	13"	24 Ld QFN (Pb-Free)	MDP0046

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

# Absolute Maximum Ratings (T<sub>A</sub> = +25°C)

V <sub>S</sub> + to V <sub>S</sub> - Supply Voltage	Current into any Input 8mA
V <sub>S</sub> + Voltage to Ground0.3V to +28V	Output Current from Driver (static)
V <sub>S</sub> - Voltage to Ground28V to 0.3V	Operating Temperature Range40°C to +85°C
Input $C_0/C_1$ to Ground0.3V to +7V	Storage Temperature Range60°C to +150°C
Driver V <sub>IN</sub> + Voltage	Operating Junction Temperature
	Power Dissipation See Curves

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 

## **Electrical Specifications** $V_S = \pm 12V$ , $R_F = 1.5k\Omega$ , $R_L = 65\Omega$ , $I_{ADJ} = C_0 = C_1 = 0V$ , $T_A = +25^{\circ}C$ . Amplifiers tested separately.

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CHARA	CTERISTICS		•		l	•
Is+(Full Power)	Positive Supply Current per Amplifier	All outputs at 0V, $C_0 = C_1 = 0V$	10	12.5	16	mA
IS-(Full Power)	Negative Supply Current per Amplifier	All outputs at 0V, $C_0 = C_1 = 0V$	-15	-11.5	-9	mA
Is+(Low Power)	Positive Supply Current per Amplifier	All outputs at 0V, $C_0 = 5V$ , $C_1 = 0V$	7	9	11.5	mA
IS-(Low Power)	Negative Supply Current per Amplifier	All outputs at 0V, $C_0 = 5V$ , $C_1 = 0V$	-10.5	-8	-6	mA
I <sub>S</sub> +(Terminate)	Positive Supply Current per Amplifier	All outputs at 0V, $C_0 = 0V$ , $C_1 = 5V$	4	5.1	7	mA
I <sub>S</sub> -(Terminate)	Negative Supply Current per Amplifier	All outputs at 0V, $C_0 = 0V$ , $C_1 = 5V$	-6	-4	-3	mA
Is+(Power Down)	Positive Supply Current per Amplifier	All outputs at 0V, $C_0 = C_1 = 5V$	0.75	1.05	1.7	mA
IS-(Power Down)	Negative Supply Current per Amplifier	All outputs at 0V, $C_0 = C_1 = 5V$	-0.5	-0.25	0.07	mA
I <sub>GND</sub>	GND Supply Current per Amplifier	All outputs at 0V		-1		mA
INPUT CHARAC	TERISTICS					
V <sub>OS</sub>	Input Offset Voltage		-30		30	mV
ΔV <sub>OS</sub>	V <sub>OS</sub> Mismatch		-15		15	mV
I <sub>B</sub> +	Non-Inverting Input Bias Current		-15		15	μA
I <sub>B</sub> -	Inverting Input Bias Current		-50		50	μA
Δl <sub>B</sub> -	I <sub>B</sub> - Mismatch		-30		30	μA
R <sub>OL</sub>	Transimpedance		0.4	0.8		ΜΩ
e <sub>N</sub>	Input Noise Voltage			3.5		nV√Hz
i <sub>N</sub>	-Input Noise Current			13		pA√Hz
V <sub>IH</sub>	Input High Voltage	C <sub>0</sub> & C <sub>1</sub> inputs	2.7			V
V <sub>IL</sub>	Input Low Voltage	C <sub>0</sub> & C <sub>1</sub> inputs			0.8	V
I <sub>IH1</sub>	Input High Current for C <sub>1</sub>	C <sub>1</sub> = 5V	1.5		8	μΑ
I <sub>IH0</sub>	Input High Current for C <sub>0</sub>	C <sub>0</sub> = 5V	0.75		4	μA
I <sub>IL</sub>	Input Low Current for C <sub>1</sub> or C <sub>0</sub>	$C_1 = 0V, C_0 = 0V$	-1		1	μA
OUTPUT CHARA	ACTERISTICS					
V <sub>OUT</sub>	Loaded Output Swing	$R_L = 65\Omega$	±10.3	±10.6		V
		$R_L = 22\Omega$	±9.3	±9.8		V
I <sub>OL</sub>	Linear Output Current	$A_V = 5$ , $R_L = 10\Omega$ , $f = 100kHz$ , $THD = -60dBc$		450		mA
I <sub>OUT</sub>	Output Current	$V_{OUT} = 1V, R_L = 1\Omega$		1		Α

FN7039.2 March 26, 2007

 $\textbf{Electrical Specifications} \qquad \text{V}_S = \pm 12 \text{V}, \ \text{R}_F = 1.5 \text{k}\Omega, \ \text{R}_L = 65\Omega, \ \text{I}_{ADJ} = C_0 = C_1 = 0 \text{V}, \ \text{T}_A = +25 ^{\circ}\text{C}. \ \text{Amplifiers tested separately.} \ \textbf{(Continued)}$ 

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
DYNAMIC PERF	ORMANCE					
BW	-3dB Bandwidth	A <sub>V</sub> = +5		80		MHz
HD2	2nd Harmonic Distortion	$f_C = 1MHz$ , $R_L = 100\Omega$ , $V_{OUT} = 2V_{P-P}$		-76		dBc
		$f_C = 1MHz$ , $R_L = 25\Omega$ , $V_{OUT} = 2V_{P-P}$		-72		dBc
HD3	3rd Harmonic Distortion	$f_C = 1MHz$ , $R_L = 100\Omega$ , $V_{OUT} = 2V_{P-P}$		-76		dBc
		$f_C = 1MHz, R_L = 25\Omega, V_{OUT} = 2V_{P-P}$		-72		dBc
SR	Slewrate	V <sub>OUT</sub> from -8V to +8V Measured at ±4V	700	1100		V/µs

# Typical Performance Curves




FIGURE 1. DRIVER DIFFERENTIAL FREQUENCY RESPONSE vs R<sub>F</sub> (FULL POWER MODE)




FIGURE 3. DRIVER DIFFERENTIAL FREQUENCY RESPONSE vs  $R_F$  (2/3 POWER MODE)




FIGURE 2. DRIVER DIFFERENTIAL FREQUENCY RESPONSE vs R<sub>F</sub> (FULL POWER MODE)




FIGURE 4. DRIVER DIFFERENTIAL FREQUENCY RESPONSE vs  $R_F$  (2/3 POWER MODE)




FIGURE 5. DRIVER DIFFERENTIAL FREQUENCY RESPONSE vs R<sub>F</sub> (TERMINATE MODE)




FIGURE 7. DRIVER DIFFERENTIAL FREQUENCY RESPONSE vs R<sub>F</sub> (FULL POWER MODE)




FIGURE 9. DRIVER DIFFERENTIAL FREQUENCY RESPONSE vs R<sub>F</sub> (2/3 POWER MODE)




FIGURE 6. DRIVER DIFFERENTIAL FREQUENCY RESPONSE vs R<sub>F</sub> (TERMINATE MODE)




FIGURE 8. DRIVER DIFFERENTIAL FREQUENCY RESPONSE vs R<sub>F</sub> (FULL POWER MODE)




FIGURE 10. DRIVER DIFFERENTIAL FREQUENCY RESPONSE vs R<sub>F</sub> (2/3 POWER MODE)

in<u>ter</u>sil

5




FIGURE 11. DRIVER DIFFERENTIAL FREQUENCY RESPONSE vs  $R_F$  (TERMINATE MODE)




FIGURE 13. DRIVER INPUT VOLTAGE and FEEDBACK CURRENT NOISE vs FREQUENCY




FIGURE 15. POSITIVE SUPPLY REJECTION vs FREQUENCY




FIGURE 12. DRIVER DIFFERENTIAL FREQUENCY RESPONSE vs R<sub>F</sub> (TERMINATE MODE)




FIGURE 14. SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 16. NEGATIVE SUPPLY REJECTION vs FREQUENCY




FIGURE 17. OUTPUT IMPEDANCE vs FREQUENCY




FIGURE 19. DIFFERENTIAL HARMONIC DISTORTION vs **OUTPUT AMPLITUDE (FULL POWER)** 




FIGURE 21. DIFFERENTIAL HARMONIC DISTORTION vs **OUTPUT AMPLITUDE (2/3 POWER)** 




FIGURE 18. OUTPUT IMPEDANCE vs FREQUENCY




FIGURE 20. DIFFERENTIAL HARMONIC DISTORTION vs **OUTPUT AMPLITUDE (FULL POWER)** 




FIGURE 22. DIFFERENTIAL HARMONIC DISTORTION vs **OUTPUT AMPLITUDE** 

-40




FIGURE 23. DIFFERENTIAL TOTAL HARMONIC DISTORTION vs OUTPUT AMPLITUDE




FIGURE 24. DIFFERENTIAL TOTAL HARMONIC DISTORTION VS OUTPUT AMPLITUDE




FIGURE 25. DIFFERENTIAL HARMONIC DISTORTION vs OUTPUT AMPLITUDE (FULL POWER)




FIGURE 26. DIFFERENTIAL HARMONIC DISTORTION vs OUTPUT AMPLITUDE (FULL POWER)




FIGURE 27. DIFFERENTIAL HARMONIC DISTORTION vs OUTPUT AMPLITUDE (2/3 POWER)




FIGURE 28. DIFFERENTIAL HARMONIC DISTORTION vs OUTPUT AMPLITUDE (2/3 POWER)




FIGURE 29. DIFFERENTIAL TOTAL HARMONIC DISTORTION vs OUTPUT AMPLITUDE




FIGURE 31. DIFFERENTIAL BANDWIDTH vs SUPPLY VOLTAGE




FIGURE 33. Is vs R<sub>SET</sub>




FIGURE 30. DIFFERENTIAL TOTAL HARMONIC DISTORTION vs OUTPUT AMPLITUDE




FIGURE 32. DIFFERENTIAL PEAKING vs SUPPLY VOLTAGE




FIGURE 34. I<sub>S</sub> vs R<sub>SET</sub>




FIGURE 35. Is vs I<sub>SET</sub>




FIGURE 37. POWER DISSIPATION vs AMBIENT TEMPERATURE for VARIOUS MOUNTED  $\theta_{\mbox{\scriptsize JAS}}$ 




FIGURE 36. Is vs ISET

POWER DISSIPATION & THERMAL RESISTANCE USING JEDEC JESD51-7 HIGH EFFECTIVE THERMAL CONDUCTIVITY (4-LAYER) TEST BOARD, QFN EXPOSED DIEPAD SOLDERED TO PCB PER JESD51-5






FIGURE 38. POWER DISSIPATION vs AMBIENT TEMPERATURE

# Test Circuit





# Pin Descriptions

20 Ld SOIC (0.300")	24 Ld QFN	PIN NAME	FUNCTION	CIRCUIT
1	23	V <sub>IN</sub> -A	Channel A Inverting Input	CIRCUIT 1
2	24	VoutA	Channel A Output	(Reference Circuit 1)
3	3	V <sub>S</sub> -	Negative Supply	
4, 5, 6, 7	7	GND	Ground Connection	
8	8	V <sub>IN</sub> +A	Channel A Non-Inverting Input	V <sub>S</sub> +  O  CIRCUIT 2
9	9	C <sub>1</sub>	Current Control Bit 1	V <sub>S</sub> + 6.7V CIRCUIT 3
10	10	C <sub>0</sub>	Current Control Bit 0	(Reference Circuit 3)
11	1, 2, 4, 5, 6, 14, 15, 16, 18, 19, 22	NC	Not Connected	
12	11	I <sub>ADJ</sub>	Supply Current Control Pin	V <sub>S</sub> + : CIRCUIT 4
13	12	V <sub>IN</sub> +B	Channel B Non-Inverting Input	(Reference Circuit 2)
14, 15, 16, 17	13	GND	Ground Connection	
18	17	V <sub>S</sub> +	Positive Supply	
19	20	VOUTB	Channel B Output	(Reference Circuit 1)
20	21	V <sub>IN</sub> -B	Channel B Inverting Input	(Reference Circuit 1)
-	7		Reserve for Future Use	Internally Unconnected

# Applications Information

The EL1503A consists of two high-power line driver amplifiers that can be connected for full duplex differential line transmission. The amplifiers are designed to be used with signals up to 4MHz and produce low distortion levels. A typical interface circuit is shown in Figure 39 below.




FIGURE 39. TYPICAL LINE INTERFACE CONNECTION

The amplifiers are wired with one in positive gain and the other in a negative gain configuration to generate a differential output for a single-ended input. They will exhibit very similar frequency responses for gains of three or greater and thus generate very small common-mode outputs over frequency, but for low gains the two drivers R<sub>F</sub>'s need to be adjusted to give similar frequency responses. The positive-gain driver will generally exhibit more bandwidth and peaking than the negative-gain driver.

If a differential signal is available to the drive amplifiers, they may be wired so:




FIGURE 40. DRIVERS WIRED FOR DIFFERENTIAL INPUT

Each amplifier has identical positive gain connections, and optimum common-mode rejection occurs. Further, DC input errors are duplicated and create common-mode rather than differential line errors.

#### **Input Connections**

The EL1503A amplifiers are somewhat sensitive to source impedance. In particular, they do not like being driven by inductive sources. More than 100nH of source impedance

can cause ringing or even oscillations. This inductance is equivalent to about 4" of unshielded wiring, or 6" of unterminated transmission line. Normal high-frequency construction obviates any such problem.

#### **Power Supplies & Dissipation**

Due to the high power drive capability of the EL1503A, much attention needs to be paid to power dissipation. The power that needs to be dissipated in the EL1503A has two main contributors. The first is the quiescent current dissipation. The second is the dissipation of the output stage.

The guiescent power in the EL1503A is not constant with varying outputs. In reality, 7mA of the 12.5mA needed to power each driver is converted in to output current. Therefore, in the equation below we should subtract the average output current, IO, or 7mA, whichever is the lowest. We'll call this term IX.

Therefore, we can determine a quiescent current with the

$$P_{Dquiescent} = V_S \times (I_S - 2I_X)$$

where:

 $V_S$  is the supply voltage ( $V_S$ + to  $V_S$ -)

Is is the maximum quiescent supply current (Is+ + Is-)

 $I_X$  is the lesser of  $I_O$  or 7mA (generally  $I_X = 7mA$ )

The dissipation in the output stage has two main contributors. Firstly, we have the average voltage drop across the output transistor and secondly, the average output current. For minimal power dissipation, the user should select the supply voltage and the line transformer ratio accordingly. The supply voltage should be kept as low as possible, while the transformer ratio should be selected so that the peak voltage required from the EL1503A is close to the maximum available output swing. There is a trade of however with the selection of transformer ratio. As the ratio is increased, the receive signal available to the receivers is reduced.

Once the user has selected the transformer ratio, the dissipation in the output stages can be selected with the following equation:

$$P_{Dtransistors} \, = \, 2 \times \overline{I_O} \times \left( \frac{V_S}{2} - \overline{V_O} \right)$$

 $V_S$  is the supply voltage ( $V_S$ + to  $V_S$ -)

VO is the average output voltage per channel

IO is the average output current per channel

The overall power dissipation (PDISS) is obtained by adding P<sub>Dquiescent</sub> and P<sub>Dtransistor</sub>.

Then, the  $\theta_{\mbox{\scriptsize JA}}$  requirement needs to be calculated. This is done using the equation:

$$\theta_{JA} = \frac{(T_{JUNCT} - T_{AMB})}{P_{DISS}}$$

where:

T<sub>JUNCT</sub> is the maximum die temperature (150°C)

T<sub>AMB</sub> is the maximum ambient temperature

P<sub>DISS</sub> is the dissipation calculated above

 $\theta_{\mbox{\scriptsize JA}}$  is the junction to ambient thermal resistance for the package when mounted on the PCB

This  $\theta_{JA}$  value is then used to calculate the area of copper needed on the board to dissipate the power. The graph below show various  $\theta_{JA}$  for the SO20 mounted on different copper foil areas.




FIGURE 41. THERMAL RESISTANCE of 20 Ld SOIC (0.300") EL1503A vs BOARD COPPER AREA

A separate application note details the 24 Ld QFN PCB design considerations.

#### Single Supply Operation

The EL1503A can also be powered from a single supply voltage. When operating in this mode, the GND pins can still be connected directly to GND. To calculate power dissipation, the equations in the previous section should be used, with  $V_{\rm S}$  equal to half the supply rail.

#### EL1503A PCB Design

A separate application note details the 24 Ld QFN PCB design considerations. The SOIC power packages (20 leads) are designed so that heat may be conducted away from the device in an efficient manner. To disperse this heat, the center leads (4 per side for the 20 lead and 2 per side for the 16 lead) are internally connected to the mounting platform of the die. Heat flows through the leads into the circuit board copper, then spreads and convects to air. Thus, the ground plane on the component side of the board becomes the heatsink. This has proven to be a very effective

technique, but several aspects of board layout should be noted. First, the heat should not be shunted to internal copper layers of the board nor backside foil, since the feedthroughs and fiberglass of the board are not very thermally conductive. To obtain the best thermal resistance of the mounted part,  $\theta_{JA}$ , the topside copper ground plane should have as much area as possible and be as thick as practical. If possible, the solder mask should be cut away from the EL1503A to improve thermal resistance. Finally, metal heatsinks can be placed against the board close to the part to draw heat toward the chassis.

#### **Output Loading**

While the drive amplifiers can output in excess of 500mA transiently, the internal metallization is not designed to carry more than 100mA of steady DC current and there is no current-limit mechanism. This allows safely driving rms sinusoidal currents of 2 X 100mA, or 200mA. This current is more than that required to drive line impedances to large output levels, but output short circuits cannot be tolerated. The series output resistor will usually limit currents to safe values in the event of line shorts. Driving lines with no series resistor is a serious hazard.

The amplifiers are sensitive to capacitive loading. More than 25pF will cause peaking of the frequency response. The same is true of badly terminated lines connected without a series matching resistor.

#### **Power Supplies**

The power supplies should be well bypassed close to the EL1503A. A  $3.3\mu F$  tantalum capacitor for each supply works well. Since the load currents are differential, they should not travel through the board copper and set up ground loops that can return to amplifier inputs. Due to the class AB output stage design, these currents have heavy harmonic content. If the ground terminal of the positive and negative bypass capacitors are connected to each other directly and then returned to circuit ground, no such ground loops will occur. This scheme is employed in the layout of the EL1503A demonstration board, and documentation can be obtained from the factory.

#### Feedback Resistor Value

The bandwidth and peaking of the amplifiers varies with supply voltage somewhat and with gain settings. The feedback resistor values can be adjusted to produce an optimal frequency response. Here is a series of resistor values that produce an optimal driver frequency response (1dB peaking) for different supply voltages and gains:

TABLE 1. OPTIMUM DRIVER FEEDBACK RESISTOR for VARIOUS GAINS and SUPPLY VOLTAGES

SUPPLY	DRIVER VOLTAGE GAIN							
VOLTAGE	2.5	5	10					
±5V	2.7k	2.2k	2.0k					
±12V	2.2k	2.0k	2.0k					

#### **Power Control Function**

The EL1503A contains two forms of power control operation. Two digital inputs, C<sub>0</sub> and C<sub>1</sub>, can be used to control the supply current of the EL1503A drive amplifiers. As the supply current is reduced, the EL1503A will start to exhibit slightly higher levels of distortion and the frequency response will be limited. The 4 power modes of the EL1503A are set up as shown in the table 2.

TABLE 2. POWER MODES of the EL1503A

C <sub>1</sub>	C <sub>0</sub>	OPERATION
0	0	I <sub>S</sub> full power mode (CO or CP)
0	1	2/3 I <sub>S</sub> power mode (CO or CP)
1	0	1/3 I <sub>S</sub> terminate only mode
1	1	Power down

Another method for controlling the power consumption of the EL1503A is to connect a resistor from the I<sub>AD,I</sub> pin to ground. When this pin is grounded (the normal state), the supply current per channel is as per the specifications table on page 3. When a resistor is inserted, the supply current is scaled according to the "Is vs Rset" graphs on page 10 in the Performance Curves section.

Both methods of power control can be used simultaneously. In this case, positive and negative supply currents (per amp) are given by the equations below:

$$\begin{split} I_{S}+&=1\text{mA}+\overline{(C_{1}}\times2/3)\times\frac{12.5\text{mA}}{(1+R_{SET}\div1k)}\\ &+\overline{(C_{0}}\times1/3)\times\frac{12.5\text{mA}}{(1+R_{SET}\div1k)} \end{split}$$

$$\begin{split} I_{S^{-}} &= 0 + \overline{(C_{1}} \times 2/3) \times \frac{12.5 \text{mA}}{(1 + R_{SET} \div 1k)} \\ &+ \overline{(C_{0}} \times 1/3) \times \frac{12.5 \text{mA}}{(1 + R_{SET} \div 1k)} \end{split}$$


All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality





Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

# Small Outline Package Family (SO)







## **MDP0027**

#### **SMALL OUTLINE PACKAGE FAMILY (SO)**

SYMBOL	SO-8	SO-14	SO16 (0.150")	SO16 (0.300") (SOL-16)	SO20 (SOL-20)	SO24 (SOL-24)	SO28 (SOL-28)	TOLERANCE	NOTES
Α	0.068	0.068	0.068	0.104	0.104	0.104	0.104	MAX	-
A1	0.006	0.006	0.006	0.007	0.007	0.007	0.007	±0.003	-
A2	0.057	0.057	0.057	0.092	0.092	0.092	0.092	±0.002	-
b	0.017	0.017	0.017	0.017	0.017	0.017	0.017	±0.003	-
С	0.009	0.009	0.009	0.011	0.011	0.011	0.011	±0.001	-
D	0.193	0.341	0.390	0.406	0.504	0.606	0.704	±0.004	1, 3
Е	0.236	0.236	0.236	0.406	0.406	0.406	0.406	±0.008	-
E1	0.154	0.154	0.154	0.295	0.295	0.295	0.295	±0.004	2, 3
е	0.050	0.050	0.050	0.050	0.050	0.050	0.050	Basic	-
L	0.025	0.025	0.025	0.030	0.030	0.030	0.030	±0.009	-
L1	0.041	0.041	0.041	0.056	0.056	0.056	0.056	Basic	-
h	0.013	0.013	0.013	0.020	0.020	0.020	0.020	Reference	-
N	8	14	16	16	20	24	28	Reference	i


NOTES


Rev. M 2/07


- 1. Plastic or metal protrusions of 0.006" maximum per side are not included.
- 2. Plastic interlead protrusions of 0.010" maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994

# QFN (Quad Flat No-Lead) Package Family

# PIN #1 1.D. MARK 2X 20.0.075 C TOP VIEW







#### **MDP0046**

# QFN (QUAD FLAT NO-LEAD) PACKAGE FAMILY (COMPLIANT TO JEDEC MO-220)

		MILLIM	IETER	S		
SYMBOL	QFN44	QFN3	QFN32		TOLERANCE	NOTES
Α	0.90	0.90	0.90	0.90	±0.10	-
A1	0.02	0.02	0.02	0.02	+0.03/-0.02	-
b	0.25	0.25	0.23	0.22	±0.02	-
С	0.20	0.20	0.20	0.20	Reference	-
D	7.00	5.00	8.00	5.00	Basic	-
D2	5.10	3.80	5.80	3.60/2.48	Reference	8
Е	7.00	7.00	8.00	6.00	Basic	-
E2	5.10	5.80	5.80	4.60/3.40	Reference	8
е	0.50	0.50	0.80	0.50	Basic	-
L	0.55	0.40	0.53	0.50	±0.05	-
N	44	38	32	32	Reference	4
ND	11	7	8	7	Reference	6
NE	11	12	8	9	Reference	5

		MI	TOLER-				
SYMBOL	QFN28	QFN2	QFN20		QFN16	ANCE	NOTES
Α	0.90	0.90	0.90	0.90	0.90	±0.10	-
A1	0.02	0.02	0.02	0.02	0.02	+0.03/ -0.02	-
b	0.25	0.25	0.30	0.25	0.33	±0.02	-
С	0.20	0.20	0.20	0.20	0.20	Reference	-
D	4.00	4.00	5.00	4.00	4.00	Basic	-
D2	2.65	2.80	3.70	2.70	2.40	Reference	-
Е	5.00	5.00	5.00	4.00	4.00	Basic	-
E2	3.65	3.80	3.70	2.70	2.40	Reference	-
е	0.50	0.50	0.65	0.50	0.65	Basic	-
L	0.40	0.40	0.40	0.40	0.60	±0.05	-
N	28	24	20	20	16	Reference	4
ND	6	5	5	5	4	Reference	6
NE	8	7	5	5	4	Reference	5

Rev 11 2/07

#### NOTES:

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Tiebar view shown is a non-functional feature.
- 3. Bottom-side pin #1 I.D. is a diepad chamfer as shown.
- 4. N is the total number of terminals on the device.
- NE is the number of terminals on the "E" side of the package (or Y-direction).
- ND is the number of terminals on the "D" side of the package (or X-direction). ND = (N/2)-NE.
- Inward end of terminal may be square or circular in shape with radius (b/2) as shown.
- 8. If two values are listed, multiple exposed pad options are available. Refer to device-specific datasheet.